Abstract
Topology is an important network attribute that greatly affects the power, performance, cost, and design time/effort of NoCs. In this paper, we propose a novel NoC architecture that can exploit the benefits of both application-specific and regular NoC topologies. To this end, a subset of NoC links bypass the router pipeline stages and directly connect remotely located nodes. This results in an NoC which holds both fixed connections between adjacent nodes and long connections virtually connecting non-adjacent nodes. These shortcut paths are constructed at run-time by employing a simple and fast mechanism composed of two processes: on-chip traffic monitoring and path reconfiguration. The former keeps the track of the changes in the on-chip traffic pattern and detects high-volume communication flows. The latter then adapts the shortcut paths to the current on-chip traffic pattern by constructing shortcut paths between the source and destination nodes of the high-volume communication flows. Supporting the shortcut paths imposes a trivial overhead on the area of a conventional packet-switched router. Experimental results reveal the effectiveness of the proposed technique in reducing the energy consumption and improving the performance of NoCs.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Owens, J., Dally, W.J., Ho, R., Jayasimha, D.N., Keckler, S.W., Peh, L.S.: Research challenges for on-chip interconnection networks. IEEE Micro 27, 96–108 (2007)
Benini, L., De Micheli, G.: Networks-on-Chip: a new paradigm for systems on chip design. In: Date on design, pp. 418–419 (2002)
Jantsch, A., Tenhunen, H.: Networks on Chip. Kluwer Academic Publishers, Dordrecht (2003)
Ogras, U., Marculescu, R.: Application-specific network-on-chip architecture customization via long-range link insertion. In: IEEE/ACM International Symposium on Computer Aided Design, San Jose (2005)
Modarressi, M., Tavakkol, A., Sarbazi-Azad, H.: Virtual Point-to-Point Connections in NoCs. IEEE on Computer-Aided Design for Integrated Circuits and Systems 29, 855–868 (2010)
Modarressi, M., Sarbazi-Azad, H., Arjomand, M.: An SDM-Based Hybrid Packet-Circuit-Switched On-Chip Network. In: DATE, pp. 566–569 (2009)
Marchal, P., Verkest, D., Shickova, A., Catthoor, F., Robert, F., Leroy, A.: Spatial Division Multiplexing: a Novel Approach for Guaranteed Throughput on NoCs. In: CODES+ISSS, pp. 81–86 (2005)
Morgenshtein, A., Kolodny, A., Ginosar, R.: Link Division Multiplexing (LDM) for Network-on-Chip Link. In: 24th IEEE International Symposium on Electrical and Electronics Engineers (2006)
Wolkotte, T., Smit, G.J.M., Rauwerda, G.K., Smit, L.T.: An Energy-Efficient Reconfigurable Circuit Switched Network-on- Chip. In: Reconfigurable Architecture Workshop, RAW (2005)
Gomez, C., Gomez, M.E., Lopez, P., Duato, J.: Exploiting Wiring Resources on Interconnection Network: Increasing Path Diversity. In: PDP, pp. 20–29 (2008)
Dally, W.J., Towles, B.: Principles and practices of interconnection networks. Morgan Kaufmann, San Francisco (2004)
Petrov, P., Orailoglu, A.: Performance and Power Effectiveness in Embedded Processors: Customizable Partitioned Caches. In: IEEE International Symposium on Computer Aided Design of Integrated Circuits and Systems, vol. 20 (2001)
Balfour, J., Dally, W.J.: Design tradeoffs for tiled CMP on-chip networks. In: The International Conference of Supercomputing, pp. 178–189 (2006)
Booksim NoC simulator, http://nocs.stanford.edu/booksim.html
Modarressi, M., Sarbazi-Azad, H., Tavakkol, A.: An Efficient Dynamically Reconfigurable On-chip Network Architecture. In: DAC, pp. 166–169 (2010)
Jerger, N.E., Lipasti, M., Peh, L.: Circuit-Switched Coherence. Computer Architecture Letters 6, 5–8 (2007)
Goossens, K., Dielissen, J., Radulescu, A.: The Æthereal Network on Chip: Concepts, Architectures, and Implementations. Design and Test of Computers 22, 414–421 (2005)
Xmulator NoC Simulator, http://www.xmulator.org
Kahng, A., Li, B., Peh, L., Samadi, K.: ORION 2.0: A Fast and Accurate NoC Power and Area Model for Early-Stage Design Space Exploration. In: DATE, France, pp. 423–428 (2009)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Teimouri, N., Modarressi, M., Tavakkol, A., Sarbazi-azad, H. (2011). Energy-Optimized On-Chip Networks Using Reconfigurable Shortcut Paths. In: Berekovic, M., Fornaciari, W., Brinkschulte, U., Silvano, C. (eds) Architecture of Computing Systems - ARCS 2011. ARCS 2011. Lecture Notes in Computer Science, vol 6566. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-19137-4_20
Download citation
DOI: https://doi.org/10.1007/978-3-642-19137-4_20
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-19136-7
Online ISBN: 978-3-642-19137-4
eBook Packages: Computer ScienceComputer Science (R0)